Forum Discussion
Altera_Forum
Honored Contributor
17 years agoSoPC - VHDL questions
Hi, I ran into a couple of questions: I'm building a new component for the SOPC. It generated a template that seems to me not 'generic' VHDL entity pio_TERAchip_data is port ( ...
Altera_Forum
Honored Contributor
15 years agoNo warning from modelsim
Raise an issue with incisive?