Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Some problems about altera_pll on cyclone V device

Hello everyone, I just met a problem about altera_pll on my cyclone V board. There is a 5CEFA4F23C8 FPGA on my board and the FPGA is conneted to a crystal oscillator via a clock input pin. ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

--- Quote Start ---

I faced the same problem and the PLL was not locking. The RREF_TL was left floating. The issue was partially solved after fixing this floating pin.

--- Quote End ---

Thank you for your advice, Sherif. Does your PLL work now?

You mentioned that your issur has been partially solved. I wonder what issue has not been solved now.