Altera_ForumHonored Contributor19 years agoSlow rising inputs w/ MAX II I am working on a design where I have some really slow rising inputs. I was starting to see false triggers because the signals are also very noisy. I decided to debounce the input with a simple filte...Show More
Recent DiscussionsArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerWorst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)carry chain tdcAgilex5 - Timings configuration