Altera_ForumHonored Contributor15 years agoSIMULINK to XILINX System Generator to get VHDL code Hello Eevryone ! I have to implement some blocks of Simulink in System Gernator, so that i can get finally vhdl code after compilation and then i can put into FPGA. I have never used system g...Show More
Altera_ForumHonored Contributor15 years agoYou'd better ask that question to a Xilinx forum. This forum is about Altera devices.
Recent DiscussionsMAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerMax10 FPGA Programming with .pof fileAbout ALTIOBUF simulationDifferent FPGA model shows: DEV-AGM039EA