Forum Discussion
Altera_Forum
Honored Contributor
18 years agoyes, generated your own locked signal from a counter instead of using the one from the pll (I'm sure that the pll clock is ok in simulation before the lock signal is rising).
yes, generated your own locked signal from a counter instead of using the one from the pll (I'm sure that the pll clock is ok in simulation before the lock signal is rising).