Simulation of timing analysis in ModelSim-Altera ??!!!

--- Quote Start ---

You sandwich an adder between registers so that design works, not for sake of timing. Timing then has to pass. The idea is to sample data after say one clock then hand it to next stge.

So one clock latency is inevitable but required. TQ checks that data I sampled on next clock edge and without violation of tSU/tH.

The actual delay is then hidden from you

--- Quote End ---

Thx a lot Kaz :)