Elias97
New Contributor
New Contributorsimulation of pll intel fpga ip with pll reconfig intel fpga ip
Hi, good afternoon, I am doing an FPGA project in which I use two components from the Quartus Prime 18.0 library: PLL intel fpga ip and the PLL Reconfig intel fpga ip. With these two components I am ...
Unfortunately, I currently did not have the design example for the lite version. I really apologies.
