Simulatio and Synthesis

I am learning VHDL syntax from "Circuit Design with VHDL", I was wondering why is it that most of the commands is only for simulation and not for synthesis? What is the benefit of being able to...