Simulating PS and FPP mode for configuration

I have a few different designs that use a CPLD and in one case a custom ASIC to program an FPGA. It would be very cool if there was a functional model that would emulate the different programming mod...