Simulating Arria10 designs in Verilog - twentynm_atoms_ncrypt.v

Hello, At this point I have multiple qsys designs that are failing in the standalone Questasim Core simulator. I get an error when Questasim tries to elaborate the Qsys design with vsim comman...