Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorsimple verilog to vhdl translation question
hello, in a verilog module i found a declaration, that is, output reg ack; in vhdl translation, i can simply write : signal ack; am i right??
Altera_ForumHonored Contributor
Honored Contributornope..sorry..internal_regs what i wrote my vhdl programme..with 's'
