Simple Delay in VHDL (sanity check)

thanks for the quick response.

I have modelsim i will install and try it.

From the code i posted, do you agree that if clk_out were mapped to a pin and measured with a scope it would essentially by the same as clk_in with the 5ns delay (and obivously taking into account any timing issues in the fitting process).

regards.