Altera_Forum
Honored Contributor
12 years agoSignalTap II sample clock timing violation
I have a system running at 250Mhz and I want to sample certain internal signals by using signaltap ii. I learnt that I should use at least 500Mhz sample clock (double the working clock freq.) in order to have correct sampling however I received a lot of timing violations after instantiating the signaltap module. Problematc paths are from signaltap module to different places in the qsys system. I then set those paths to be faulse paths but doing so only generates even more problematic paths.
I wonder what is the correct/standard way to handle such problem? Thanks!