Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

signal tap killing clocks..

Ok, I don't understand how this could happen, but its happening.. I have a simple design, at the heart is a basic clock divider of a 50mhz clock, making 20 clocks.. without signal tap enab...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

FVM, no I have not performed a timing analysis, as the design is still in a very basic state, & the report tells me that the slowest path in the chip is 16ns, & the fastest clock I am using is 20ns. But could you tell me your hunch of what you think is wrong?