Signal Tap II Input Excitation

Thanks for the reply Dave. I considered using a similar setup, but instead I would use two memory components that were auto initialized. I would then write some verilog to control the memory, and then I would use Signal Tap II/Matlab to read the output.

I really don't want to create any additional memory or Verilog. I would like to just tie the inputs directly to the jtag some kind of way, and then let MATLAB communicate with it. But it seems that the Altera designers never included such a feature.