Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Signal Tap effects design / state machine behavior on an Arria 10

Hi All, So I am currently having an issue with a design that interfaces the EMIF IP block on an Arria 10. In simple terms data is captured in clock domain A, passes through a FIFO into the...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

What signals are you tapping in Signal Tap? Are you using the clock provided by the IP for clocking your user logic (the state machine)?

Yes, this seems like it would be tricky to debug. You might need to simulate the design.