Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Shifted clock signal when connecting to FPGA (cyclone iii)

Hello, I am getting some strange behavior that I can't understand what would be causing the behavior. I have a 32MHz crystal oscillator that I've been trying to use as a digital clock signal to drive...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Logic generated clocks are not recommended and liable to being rubbish. You should use a pll as you have much more control over the generated clock. Logic clocks can be affected by things like routing delays and temperature, which you have little control over.