SEU ref. design and map of care/don't care bits

Hello Recently I read a White paper with title Robust SEU Mitigation with StratixIII FPGAs. In this paper, it is said that StratixIII FPGA has a hard logic CRC Engine that employs a 16-bit CR...