Altera_ForumHonored Contributor17 years agoSetup/Hold time margin calculation for FPGA Hi, In my design, I used cyclone II FPGA. I just want to calculate the setup/hold time margin for some interfaces (like PCI 32/66). For this calculation, I need the setup/hold time of the signa...Show More
Altera_ForumHonored Contributor17 years agoThanks KAZ/Rysc, I will try the values with the Altera tool :)
Recent DiscussionsSDRAM ( Single Data Rate ) refresh verilogLVDS Compatibility with GTS Refclk (CML / HCSL)GTS Transceiver PLL UsageHPS DDR InterfaceSDM Monitoring & Thermal Behavior