Altera_ForumHonored Contributor17 years agoSetting up PLL for the DDR Controller Megacore Hey there ! I have some trouble getting the DDR Controller to work on the Nios Development Board, Cyclone II edition. I am using Quartus II 8.0 SP1, Web Edition. I've started my experiment...Show More
Altera_ForumHonored Contributor15 years agoI'm also getting that error after upgrading to 10.1. Did you find a solution? :p
Recent DiscussionsRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10