Altera_ForumHonored Contributor17 years agoSetting up PLL for the DDR Controller Megacore Hey there ! I have some trouble getting the DDR Controller to work on the Nios Development Board, Cyclone II edition. I am using Quartus II 8.0 SP1, Web Edition. I've started my experiment...Show More
Altera_ForumHonored Contributor15 years agoI'm also getting that error after upgrading to 10.1. Did you find a solution? :p
Recent DiscussionsASx4 Interface debug in MSEL=111 (JTAG mode)Avalon-ST configuration with Agilex 3 failsMAX 10 FPGA Programming Failure via JTAG – nSTATUS & CONFIG_DONE as No ConnectB32A (1591) Package Mechanical DrawingRequest for Cyclone V Pinout File Information