Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

sensitivity list. VHDL

Hello, Maybe this is an elementary question, :D. Why I need to add all the signals that I use in a process to the sensitivity list. If I add them or not, I am getting the same results...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

The sensitivity list is used only during simulations in VHDL

It shouldn't affect your final circuit :)

Regards,

Thiago