Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorSDRAM setup violation when reading
Hi, I am using a Cyclone 4 FPGA running at 100Mhz. My design has a SDRAM interface also running at 100Mhz. Currently the PLL is generating 1 clock, which is used to clock the SDRAM...
Altera_ForumHonored Contributor
Honored ContributorAltddio for the clock? It can make a slight difference, but it's not significant.
Clocking on the falling edge is the same thing as shifting 180 degrees, just saves a clock tree. But if they're available, shifting gives you more granularity. Just be sure to note where you might need a multicycle.
