--- Quote Start ---
Aflatoun - You sent me an email through the forum, but your account has disabled receiving emails. You might want to change that, although to be honest, I prefer posting. Anyway, you stated the design is failing timing. You will need to launch TimeQuest from the GUI and then run Report All Summaries. There seem to be multiple failures, but Setup is probably the best place to start. Right-click on one of the failing domains and go to Report Timing. That allows you to get detailed path reports for analysis. I beleive the User Guide I posted has a discussion on report_timing, as that really is the bread and butter for analysis in TimeQuest.
Finally, you stated you were trying to run the design at 475MHz. I can pretty safely say that SOPC designs won't run that fast(very few designs run that fast). FPGA's are extremely powerful, and can often blow away processors in what they can do, but it's not achieved through high clock rates. Instead, pipelining and parallelism are the main work horses. Good luck.
--- Quote End ---
Hi Rysc,
First thank you very much for your reply, second i am so sorry about the disabled of receivings email, because i don't becareful about this option. Now it active. Yes i find many failures.
About the frequency rysc, i understand about you reply that isn't a good way to use 475Mhz because, may be this fast frequency can often blow away processors.
My problem, it is i have a code that run on 500 microsecond at 100Mhz, my application shoul be run at 0.5 micro-second. I bought Stratix IV Gx (EP4SGX230KF40C2) because i find that the NiosII on this board work with 600 Mhz. Please, can you clarify why 475Mhz frequency is too fast as you say,.
Second if i use the 250Mhz it is possible to reach the time that i need with some technique of optimisation, as uses LUT (i have log in my algorithm), implement same custom HDL as co-processor.
:(:(:(
Thank you .
Honored Contributor
