Forum Discussion
Altera_Forum
Honored Contributor
9 years agoSDC for ALTCLKCTRL
Hello, I have an ALTCLKCTRL component implemented in my design targeting a Cyclone V FPGA. The ALTCLKCTRL has 4 of its inputs occupied: 1. Clock_1 driven by an FPGA pin. 2. Clock_2 dri...
Altera_Forum
Honored Contributor
9 years agoThanks, but this doesn't explain why TimeQuest fails to identify the output of ALTCLKCTRL as a clock.