SDC Constraint warnings during synthesis

After successfully creating generated clocks within the Timequest analyzer, the same project fails to recognize the -source clock locations during synthesis upon subsequent compiles. Can anyone tell me what rules apply to have the source clock recognized at this early stage in the compile? As far as I can tell, the complile works fine and the locations are recognized by the timing analyzer after fitting is complete.