Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Schematics to configure Cyclone GX by Parallel Flash Loader (MAX II+NOR Flash Memory)

I am looking for schematics for a stadard solution. I need to configure Cyclone IV GX in PS mode by Parallel Flash Loader residing inside MAX II with configuration data inside NOR Flash Memory. ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

In the "Parallel Flash Loader Megafunction User Guide" section "Specifications" on page 46 there are equations to estimate the time for reconfiguring the FPGA with the PFL megafunction.

In the Table 15 Ccfg is calculated from DCLK Ratio, but in the following examples Ccfg is always equal to 2.5.

Why? Is it an error?