RX clock out varying speed after Programming FPGA Multiple times

Hi, I am using Arria 10 GX dev kit , with transceivers in my design. I am working on 5G speed, data width is 40Bits. so my rx_clkout should be fixed 125Mhz. I am seeing a difference in rx_clko...