Altera_ForumHonored Contributor16 years agoreset vector for NIOS II development kit Hardware: Neek starter kit. I am trying to write some simple code for the NIOS II processor and I ran into some problems after building my SOPC system up. I am not not sure what is causing the...Show More
Altera_ForumHonored Contributor15 years agoSo to clarify: reset -> CFI Flash exception -> SRAM code -> SRAM Correct? Jake
Recent DiscussionsAgilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation DiscrepancyVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0Arria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerIBIS models GTS banks agilex 5EClarification on Arria 10 Design Security Features