Reset problems with FPGA-to-HPS DRAM interface on SOC device

I have problems using the FPGA-HPS DRAM interface on a Cyclone V SOC device. The problem seems to be related to reset. Sometimes the slave interface that is built-in on the HPS, came up with the wai...