Altera_ForumHonored Contributor13 years agoRelative Timing of NSTATUS and CONF_DONE I am using an Arria II GX FPGA (EP2AGX190) with a custom loader FPGA that transfers configuration data from a parallel flash device to the Arria II GX FPGA. I am using FPP mode to transfer the data u...Show More
Altera_ForumHonored Contributor13 years agoJust try it? Corrupt the last byte on purpose and measure what happens?
Recent DiscussionsAvalon-ST configuration with Agilex 3 failsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configurationDownload links not working