Altera_ForumHonored Contributor13 years agoRelative Timing of NSTATUS and CONF_DONE I am using an Arria II GX FPGA (EP2AGX190) with a custom loader FPGA that transfers configuration data from a parallel flash device to the Arria II GX FPGA. I am using FPP mode to transfer the data u...Show More
Altera_ForumHonored Contributor13 years agoJust try it? Corrupt the last byte on purpose and measure what happens?
Recent Discussions5AGXFB7K4F40C5GCyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsQuartus and power domainMCD of AGFA006R16A2E3EPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices