Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Regarding the parallel processing of matrix data

We are trying to divide the complete data available, in row buffers of different size, and try implementing parallel processing, by calling the row buffers as individual separate entities. But, imple...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

--- Quote Start ---

Its still not clear what you're doing. Is it a software solution or firmware on an FPGA?

--- Quote End ---

Its FPGA based. I'm doing it with Xilinx ISE and Model-Sim as a simulator.