Forum Discussion

Honored Contributor

14 years ago

Recovery errors with Time Quest Timing Analyser

I would like to know how to remove the Recovery errors in a design in which i cannot change the RTL code(as design not done by me) I have read the RSYNC manual "Understanding Recovery and Remov...

Altera_Forum

Honored Contributor

14 years ago

By far the most effective way to avoid these timing errors is to remove its burden on timing. Reseting a mass of registers unnecessarily should be avoided. Paths like data for example usually need no resets.

Alternatively move reset to synchronous but this only moves the burden away from recovery/removal to tSU/tH but may work

Forum Discussion

Recovery errors with Time Quest Timing Analyser

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working