Receiver Skew Margin for LVDS Mode

Question

Hi,
for calculation of RSKM (Cyclone 5 handbook, CV-52005 2020.07.24) one need a SW value:
SW—the period of time that the input data must be stable to ensure that data is successfully sampled bythe LVDS receiver. The SW is a device property and varies with device speed grade

Does anybody know where to find that value?

Jens

sstrell · Answer

When you run the RSKM report in the timing analyzer, it reports the sampling window for the targeted device.

jens · Answer

Thank you. For running that report I need a design. I wanted to make an assessment beforehand.

Jens

ash_r_altera · Answer

Hi,Sampling Window specification is provided in the datasheet. Refer: https://www.intel.com/content/www/us/en/docs/programmable/683801/current/high-speed-i-o-specifications.htmlRegards

jens · Answer

Hi,
thank you, that's what I was looking for.

Regards
Jens

Forum Discussion

Receiver Skew Margin for LVDS Mode

4 Replies

Recent Discussions

AGILEX 5 EMIF LPDDR4

Drop-in replacement for EPCS64SI16N

About FPGA programming to MAX 10

About writing JBC files using altera-stapl

port programming process from ep4ce40 to 5CEBA4