Forum Discussion

Yassine-Ca's avatar
Yassine-Ca
Icon for New Contributor rankNew Contributor
1 year ago

Read from memory

Hello, I'm working on DE1-SoC Cyclone V FPGA. I have prgrammed the FPGA to store a static data to the onchip memory created on Platform Designer, this generated the definitio...
Configuration
RichardT_altera's avatar
RichardT_altera
Icon for Super Contributor rankSuper Contributor
1 year ago

You may checkout the In System Memory Content Editor (ISMCE) tool, to view and update memories and constants at runtime through the JTAG interface.

https://www.intel.com/content/www/us/en/docs/programmable/683819/24-3/in-system-modification-of-memory-and-26355.html


You are using JTAG to Avalon® Master Bridge, which is the Debug Agent Providing Service for system console.

In that case, you can use System Console debug tool for debugging.


Regards,

Richard Tan


  • Yassine-Ca's avatar
    Yassine-Ca
    Icon for New Contributor rankNew Contributor
    1 year ago

    Hi,

    Thank you for your reply.

    I used system console, I write the commands as open_service ....then It works successfully, but when I write the commands as: master_read_memory, master_read_16, master_read_8 and even master_read_32, I get :


    WARNING: This transaction has not completed in 10 seconds. System Console will keep trying for 50 more seconds.

    GRAVE: master_read_memory: This transaction did not complete in 60 seconds. System Console is giving up.

    Can you tell me if may be something is missing on the quartus project or OnChip memory configuration in Platform Designer.

    Regards