Forum Discussion

New Contributor

29 days ago

DAC Interface Instability After Migrating from MAX7000 to MAX10

Hi all, In one of our legacy designs, we used the MAX7000 (EPM7128AETC100-10N) CPLD. Due to obsolescence, we updated the design to use the MAX10 (10M04SCE144C8G). After the migration, we are observ...

Core Logic

Generic Io

Farabi

Regular Contributor

26 days ago

Hello,

Could you please share your setup, what has changed etc.

We need to know the IO voltage standard and power.

regards,
Farabi

niranjandevarajan
New Contributor
26 days ago
Hi Farabi,
Thanks for response
I have attached modified new setup with MAX10 and old working setup with MAX7000 images.

Old MAX7000 Schematic

Regards
Niranjan
- AqidAyman_Altera
  Regular Contributor
  18 days ago
  Hi Niranjan,
  
  As per my knowledge, our device does not have a DAC architecture, so there is no way for me to check this.
  MAX 10 only have the ADC architecture. Refer below:
  https://www.intel.com/content/www/us/en/docs/programmable/683596/24-1/analog-to-digital-converter-overview.html
  
  Regards,
  Aqid
- AqidAyman_Altera
  Regular Contributor
  5 days ago
  Hi Niranjan,
  
  Please let us know if further assistance is needed for this issue.
  
  Regards,
  Aqid

Forum Discussion

DAC Interface Instability After Migrating from MAX7000 to MAX10

Recent Discussions

intel_onchip_Memory II RAM: r/w doesn t work from FPGA but from HPS

Power Rating Required for RZQ Resistor on Cyclone V SE

MAX 10. No 3.0 V Schmitt Trigger I/O standard

Arria 10: Remote Update may brick FPGA and Factory Fallback won't work

Unable to program EPCQ16A on custom cyclone IV board - error during jic flashing.