XQSHENOccasional Contributor4 years agoconfigurate altlvds_rx input port rx_syncclock for cyclone iv EP4CE22F17C7 The ip user guide, we can see input port rx_syncclock for this ip altlvds_rx. But I can not see anywhere from quartus prime 18.0.
Recent DiscussionsMAX10 Bitstreams AuthenticationArria 10 GX RX max intra-differential pair skewCyclone 10 GX development board collateralsAgilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?AGRW027R28A2I2V Thermal Model