Altera_ForumHonored Contributor10 years agoQuestions about Configuring the De5-Net FPGA Board when i followed the steps in the "de5net_network_opencl_manual.pdf", i got the following problems: 1.in "test ‘aocl flash’ command" section, after i finished the clock setting and tried to use ...Show More
Altera_ForumHonored Contributor10 years agoHi, I also meet the same problem. May I know if you have solved that?
Recent Discussionswriting a word to cfm1 using on chip flash ip on max10MAX10 FPGA IOs not entering Tri-state (Hi-Z)To INTEL - Request for Compliance Data from your customerPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devicesabout cyclone 10gx transceiver