Altera_ForumHonored Contributor10 years agoQuestions about Configuring the De5-Net FPGA Board when i followed the steps in the "de5net_network_opencl_manual.pdf", i got the following problems: 1.in "test ‘aocl flash’ command" section, after i finished the clock setting and tried to use ...Show More
Altera_ForumHonored Contributor10 years agoHi, I also meet the same problem. May I know if you have solved that?
Recent DiscussionsAgilex 5 PowerAgilex 5 Sulfur Partial Write Issue on F2H ACE‑Lite I/F (256‑bit) with AXI Master of 128‑bitCyclone 10 LP's Extended Industrial partsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredQuartus Pro simulation libraries for Riviera Pro