Altera_ForumHonored Contributor13 years agoQuestion about set_input_delay and set_output_delay I am new to these two constraints, please help:confused: 1. Are they really setting the I/O delays or just tells the compiler/fitter the input and output situation(e.g. external device set up a...Show More
Recent DiscussionsCan you Validate MAX10 Date and Lot Code?HDMI example design errors with Agilex 7MAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0carry chain tdc