Altera_ForumHonored Contributor13 years agoQuestion about PLL's output jitter I found below comment from device's datasheet: "250 ps for >= 100 MHz coutclk. 25 mUI for <100 MHz outclk" Here, how to understand "mUI"?
Altera_ForumHonored Contributor13 years agoOtherwise, you mean that this alignment is within that 300ps (somtimes 700ps) range?
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew