Altera_ForumHonored Contributor13 years agoQuestion about PLL's output jitter I found below comment from device's datasheet: "250 ps for >= 100 MHz coutclk. 25 mUI for <100 MHz outclk" Here, how to understand "mUI"?
Altera_ForumHonored Contributor13 years agoOtherwise, you mean that this alignment is within that 300ps (somtimes 700ps) range?
Recent DiscussionsAvalon-ST configuration with Agilex 3 failsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configurationDownload links not working