Question about PLL's output jitter

--- Quote Start ---

Altera said that the PLL's output will phase align with the input when the PLL work on normal mode.

But i want to know how aligned between the output and input? What's the different of the output and the input's phase?

--- Quote End ---

I will assume zero unless proved otherwise.

--- Quote Start ---

Another question is how to understand the spec of toutjtter parameter in the handbook as attached file? This jitter is of the PLL's external (external of the FPGA) output or internal output?

--- Quote End ---

I think one refers to pll output clock (internal) and the other refers to that at io.