question about clock

Hi guys,

I am currently designing a sequential logic circuit by using schematic. I met a problem when I designed clock signal. Actually, there is only one clock signal in my design and the clock signal has been used to drive a lot of components(greater than 8). I am wondering should I consider fanout rule when I design a clock? Thanks!