Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorQuery regarding Simulation in Modelsim
Dear friends, I have a query regarding simulation in Modelsim, I want to take a flop of a input signal to introduce a one clock cycle delay, but I didn't get one clock cycle delay in Modelsim....
Altera_ForumHonored Contributor
Honored ContributorThat will be because you're using absolute time delays in the driver, and not synchonising with the clock. Hence the assignmenst to RxD happen just before the clock edge occurs, and it appears to be an immediate transfer. I suggest using @(posedge clk) in the driver:
always
begin
RxD = 1'b0;
repeat(10) @(posedge clk);
RxD = 1'b1;
repeat(10) @(posedge clk);
end
