Quartus result not making sense, multicycle resulted in large violations?

my design has wide adders, 42 bit adders. with 10ns clock period, it has -10ns slack. I change the adder path to be multicycle path x2. with data required time being 20ns, the new Quartus compile...