Forum Discussion
Altera_Forum
Honored Contributor
13 years agoeven better, have A and B as signed in the first place (on the port map). You dont have to stick to std_logic_vector
even better, have A and B as signed in the first place (on the port map). You dont have to stick to std_logic_vector