Qsys tutorial modelsim simulation problem

Hi, I'm running through the simulation chapter of the Qsys System Design tutorial and i'm running into problems compiling the generated system verilog module. Most of the load_sim.tcl are ...