Qsys project with DDR2 Uniphy won't build anymore..

I have Qsys project that has a Nios II/f, clock input, PLL, UniPhy ddr2, System ID, Jtag Uart, EPCS controller in it. It was building fine in Qsys and then in Quartus as well but I could not program...