lancewangNew Contributor1 year agoProjects need to be re-flashed to take effect After the FPGA is powered on, there will be bit errors when the project is first flashed to the FPGA, but after the same project is re-flashed, the bit errors disappear. Why is that? Do I need to mod...Show More
FakhrulA_alteraRegular Contributor1 year agoHi lancewang, Any updates? Could you provide any screenshots of the error?Regards,Fakhrul
Recent DiscussionsQuestionWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?1.8 V LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply DevicesSolvedAvalon-ST configuration with Agilex 3 failsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required