Problems with verilog state machine

Hi. My state machine seems to get stuck in one of the states, but if you remove px_gate it begins to work properly. I can not understand this strange behavior. Code: module sync2de(clk,hs,v...