Altera_ForumHonored Contributor16 years agoproblems with uart on a tri-state bus hi everyone! thanks in advance if someone could help me or tell me some ideas to get my project works. i dont know what is the problem, maybe i'm completely wrong... im developing a new design ...Show Moremultiple-attachments.zip105 KB
Altera_ForumHonored Contributor16 years agoYes, all the control signals are active high in this VHDL file.
Recent DiscussionsBidirectional pin USB_RX with a pseudo-differential I/O standard must use the OEIN port of the nodeQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredInquiry regarding purchasing FPGA licensesCyclone 10 LP's Extended Industrial partsAgilex 7 F/I Series True Differential Input TerminationSolved