Altera_ForumHonored Contributor13 years agoproblem with writing testbench hi I installed a qurtusii web edition included a modelsim 6.5 i've written a counter code in verilog and a simple testbench also. when i compile the code in quartus there is no error but in m...Show More
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information